The University of Dublin | Trinity College -- Ollscoil Átha Cliath | Coláiste na Tríonóide
Trinity's Access to Research Archive
Home :: Log In :: Submit :: Alerts ::

TARA >
School of Computer Science and Statistics >
Computer Science >
Computer Science (Scholarly Publications) >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2262/36011

Title: Hardware Accelerated Broad Phase Collision Detection for Realtime Simulations
Author: WOULFE, MUIRIS
MANZKE, MICHAEL
DINGLIANA, JOHN LALZOLIANA
Sponsor: Irish Research Council for Science Engineering and Technology
Author's Homepage: http://people.tcd.ie/woulfem
http://people.tcd.ie/woulfem
http://people.tcd.ie/manzkem
http://people.tcd.ie/dinglijl
Keywords: Computer Science
Issue Date: 2007
Publisher: Eurographics Association
Citation: Muiris Woulfe, John Dingliana and Michael Manzke ‘Hardware Accelerated Broad Phase Collision Detection for Realtime Simulations’ in proceedings of the 4th Workshop on Virtual Reality Interaction and Physical Simulation (VRIPHYS 2007), Dublin, Ireland, 9 November 2007, John Dingliana and Fabio Ganovelli, Eurographics Association, 2007, pp 79 - 88
Abstract: Broad phase collision detection is a vital task in most interactive simulations, but it remains computationally expensive and is frequently an impediment to efficient implementation of realtime graphics applications. To over- come this hurdle, we propose a novel microarchitecture for performing broad phase collision detection using Axis-Aligned Bounding Boxes (AABBs), which exploits the parallelism available in the algorithms. We have im- plemented our microarchitecture on a Field-Programmable Gate Array (FPGA) and our results show that this im- plementation is capable of achieving an acceleration of up to 1.5× over the broad phase component of the SOLID collision detection library, when considering the communication overhead between the CPU and the FPGA. Our results further indicate that significantly higher accelerations are achievable using a more sophisticated FPGA or by implementing our microarchitecture on an Application-Specific Integrated Circuit (ASIC)
Description: PUBLISHED
URI: http://hdl.handle.net/2262/36011
Related links: https://www.cs.tcd.ie/~woulfem/publications/paper2007/paper.pdf
Appears in Collections:Computer Science (Scholarly Publications)

Files in This Item:

File Description SizeFormat
vriphys.pdfPublished (author's copy) - Peer Reviewed1.62 MBAdobe PDFView/Open


This item is protected by original copyright


Please note: There is a known bug in some browsers that causes an error when a user tries to view large pdf file within the browser window. If you receive the message "The file is damaged and could not be repaired", please try one of the solutions linked below based on the browser you are using.

Items in TARA are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback