# High-Mobility Flexible Transistors with LowTemperature Solution-Processed Tungsten Dichalcogenides 

Tian Carey,* Oran Cassidy, Kevin Synnatschke, Eoin Caffrey, James Garcia, Shixin Liu, Harneet Kaur, Adam G. Kelly, Jose Munuera, Cian Gabbett, Domhnall O'Suilleabhain, and Jonathan N. Coleman*



Cite This: ACS Nano 2023, 17, 2912-2922


Read Online

| ACCESS | Lull Metrics \& More | 国 Aricice Recommendations | (0) Supporting Information |
| :---: | :---: | :---: | :---: |


#### Abstract

The investigation of high-mobility two-dimensional (2D) flakes beyond molybdenum disulfide $\left(\mathrm{MoS}_{2}\right)$ will be necessary to create a library of high-mobility solution-processed networks that conform to substrates and remain functional over thousands of bending cycles. Here we report electrochemical exfoliation of large-aspect-ratio (>100) semiconducting flakes of tungsten diselenide ( $\mathrm{WSe}_{2}$ ) and tungsten disulfide $\left(\mathrm{WS}_{2}\right)$ as well as $\mathrm{MoS}_{2}$ as a comparison. We use LangmuirSchaefer coating to achieve highly aligned and conformal flake networks, with minimal mesoporosity ( $\sim 2-5 \%$ ), at low processing temperatures $\left(120{ }^{\circ} \mathrm{C}\right.$ ) and without acid treatments. This allows us to fabricate electrochemical transistors in ambient air, achieving average mobilities of $\mu_{\mathrm{Mos}_{2}} \approx 11 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}, \mu_{\mathrm{Ws}_{2}} \approx 9 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$, and $\mu_{\mathrm{WS}_{2}} \approx 2 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$  with a current on/off ratios of $I_{\text {on }} / I_{\text {off }} \approx 2.6 \times 10^{3}, 3.4 \times 10^{3}$, and $4.2 \times$ $10^{4}$ for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$, respectively. Moreover, our transistors display threshold voltages near $\sim 0.4 \mathrm{~V}$ with subthreshold slopes as low as $182 \mathrm{mV} / \mathrm{dec}$, which are essential factors in maintaining power efficiency and represent a 1 order of magnitude improvement in the state of the art. Furthermore, the performance of our $\mathrm{WSe}_{2}$ transistors is maintained on polyethylene terephthalate (PET) even after 1000 bending cycles at $1 \%$ strain.


KEYWORDS: electrochemical exfoliation, tungsten dichalcogenides, solution processing, transistors, Langmuir-Schaefer deposition

While electronic devices have traditionally been rigid, there is now a need for electronic components to conform to flexible substrates, while maintaining manufacturability in scale, to address new application areas in the automotive, healthcare, consumer electronics, and wearable electronics sectors. ${ }^{1}$ For example, flexible transistors are required for use in active matrix displays, sensors, and integrated circuits in many of these sectors. ${ }^{2,3}$ Solution processing of transistors has emerged as a method to manufacture flexible transistors using semiconducting inks, offering a broad material selection and considerable versatility, alongside low cost and reduced energy consumption over growth-based techniques. Over the past few decades, semiconducting inks of carbon nanotubes, organic polymers, and metal oxides have been studied. However, all have struggled to achieve transistor mobilities ( $\mu$ ) much beyond $10 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ at room temperature and in the ambient atmosphere required for digital electronics. ${ }^{2,4}$
2D flakes such as transition-metal dichalcogenides (TMDs) offer a route to exceed state-of-the-art transistor performances
due to their high intrinsic mobility, $\mu>50 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$, reasonable stability under ambient conditions, and conformability to flexible substrates. ${ }^{5,6}$ Semiconducting inks of 2D flakes can be mass-manufactured by liquid-phase exfoliation (LPE) using techniques such as shear mixing or ultrasonication and deposited into networks of 2D flakes. ${ }^{7}$ However, achieving high $-\mu$ networks from LPE is challenging due to their relatively large flake thickness (up to 20 nm ) and small lateral size (tens to hundreds of nanometers), ${ }^{8}$ which results in an unoptimized morphology (i.e., poor packing and alignment) on deposition. ${ }^{9}$ Furthermore, despite high mobility in the basal plane of the LPE 2D flakes, ${ }^{10}$ the network mobility has typically been limited by the interflake junctions, ${ }^{9}$ which can result in large

[^0]


Figure 1. Electrochemical exfoliation of TMDs and their characterization. (a) Pictures of the bulk TMD crystals used for the electrochemical exfoliation, schematic of the intercalation with $\mathrm{TPA}^{+}$, cations and the resulting semiconducting inks after centrifugation. (b) Chemical analysis by Raman spectroscopy of the TMD flakes after exfoliation. (c) Atomic force microscopy micrograph of a MoS $\mathbf{2}_{2}$ flake after centrifugation ( 97 g ). (d, e) Atomic force microscopy statistics of the flake AR and $L$ and a function of the flake $t$. (f-h) Normalized optical characterization of the TMD inks by UV-vis showing the extinction, absorption, and scattering components as a function of wavelength shone through the ink.
hopping activation energies, $E_{\mathrm{a}}>300 \mathrm{meV}$, ${ }^{11}$ leading to low $\mu$ in the range $0.01-0.3 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1} .{ }^{10,12-14}$

Electrochemical exfoliation (EE) with quaternary ammonium molecules has emerged as an alternative route toward large 2D flakes, $L>1 \mu \mathrm{~m}$, with a low $t<10 \mathrm{~nm}$, which permits conformal junctions, ${ }^{9}$ reducing junction resistance (i.e., the electrical resistance at the interface between flakes) and $E_{\mathrm{a}}$ $(<100 \mathrm{meV}) .{ }^{3,11}$. To maximize network $\mu$ the flakes need to be conformal to each other and aligned (i.e. the network mesoporsity should be minimized < $5 \%$ ). ${ }^{9}$ Deposition techniques which can help to align flakes, such as spin coating ${ }^{15}$ or Langmuir-Blodgett, ${ }^{16}$ have been used with EE $\mathrm{MoS}_{2}$ flakes on rigid $\mathrm{Si} / \mathrm{SiO}_{2}$ to increase the transistor $\mu$ value to $1-8 \mathrm{~cm}^{2} \mathrm{~V}^{-1}$ $\mathrm{s}^{-1}$. However, in many cases, strategies such as acid treatment ${ }^{15,17,18}$ (e.g., bis(trifluoromethane)sulfonimide) or high-temperature annealing $\left(>200{ }^{\circ} \mathrm{C}\right)^{3,11,18,19}$ are required to remove flake stabilization agents such as poly(vinylpyrrolidone) (PVP) or remove unintentional doping. ${ }^{20}$ Unfortunately, these strategies are typically incompatible with most flexible substrates, which require processing temperatures $<120{ }^{\circ} \mathrm{C}$ to avoid deformation. ${ }^{2}$ The measurement of devices under vacuum $\left(<10^{-6} \mathrm{mbar}\right)^{10,13,17,21}$ or with passivation layers (e.g., aluminum oxide) ${ }^{22}$ has also been used to help reduce charge carrier scattering and thus ensure device $\mu>0.1$ $\mathrm{cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$. However, vacuum processes can hinder applicability in a commercial environment, while passivation layers add additional complexity to the manufacturing process. Therefore, a protocol to yield high-mobility devices ( $\mu>1 \mathrm{~cm}^{2}$ $\mathrm{V}^{-1} \mathrm{~s}^{-1}$ ) that is compatible with flexible substrates and
operational in ambient air without vacuum measurement, passivation layers, or acid treatments would be highly desirable. Furthermore, high $-\mu$ networks with TMDs have so far only been achievable with networks of $\mathrm{MoS}_{2}$ flakes despite the abundance of TMDs available to explore. Moreover, high $\mu>1$ $\mathrm{cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ networks of 2D flakes that go beyond $\mathrm{MoS}_{2}$ on a flexible substrate and in ambient air have not yet been achieved.

This work will utilize Langmuir-Schaefer deposition ${ }^{23}$ to explore flake networks of $\mathrm{EE}, \mathrm{WS}_{2}$ and $\mathrm{WSe}_{2}$ (and $\mathrm{MoS}_{2}$ for comparison purposes), with minimal ink usage ( $<20 \mu \mathrm{~L}$ ). Due to the high flake alignment and high aspect ratio ( $>100$ ) the flakes have conformal junctions with minimal interflake junction resistance and therefore high $\mu$ on both $\mathrm{Si} / \mathrm{SiO}_{2}$ and flexible PET in ambient air and without acid treatments or high-temperature annealing ( $>120^{\circ} \mathrm{C}$ ).

## RESULTS AND DISCUSSION

TMD Ink Production and Characterization. We use EE to intercalate and expand 2D bulk crystals of $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ as shown in Figure 1a. Next, the intercalated TMD crystal is ultrasonically treated with PVP in DMF, centrifuged at 97 g , and then solvent-exchanged into IPA after washing (see Methods) to form our $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ semiconducting inks (Figure 1a). The centrifugation washing is a key step to remove the residual PVP without annealing and ensure that the inks will be compatible with low processing temperatures of $<120{ }^{\circ} \mathrm{C}$. Raman spectroscopy is utilized to monitor TMD flake quality after exfoliation. Figure 1 b depicts the spectra of


Figure 2. Experimental setup and electrical properties of the Langmuir-Schaefer electrochemical transistor on $\mathrm{Si} / \mathrm{SiO}_{2}$. (a) Schematic of the Langmuir-Schaefer deposition setup. (b) Cross-sectional SEM of a highly aligned LS network on quartz with $t_{\mathrm{c}} \approx 60 \mathrm{~nm}$. (c) Scanning electron microscopy image of a LS-deposited $\mathrm{MoS}_{2}$ network showing conformal junctions between flakes and folded MoS ${ }_{2}$ flakes (top). Scale bar: $1 \mu \mathrm{~m}$. (d) Sketch of the Langmuir-Schaefer TMD electrochemical transistor where $S$ is the source and $D$ is the drain (bottom). Output curves of the (e) $\mathrm{MoS}_{2}$ transistor, (f) $\mathrm{WS}_{2}$ transistor, and (g) WSe $e_{2}$ transistor where $I_{\mathrm{d}}$ is measured as a function of $V_{\mathrm{ds}}$ (using $V_{\mathrm{g}}$ ranging from -3 to 3 V with a step change of 3 V ). Transfer curves of the $(\mathrm{h}) \mathrm{MoS}_{2},(\mathrm{i}) \mathrm{WS}_{2}$, and $(\mathrm{j}) \mathrm{WSe}_{2}$ transistors where $I_{d}$ is measured as a function of the applied $V_{\mathrm{g}}$ (black curve). For each set of devices, $V_{\mathrm{ds}}=1 \mathrm{~V}$ is used. $I_{\mathrm{g}}$ is also measured as a function of the applied $V_{\mathrm{g}}$ (dashed black curve).
the $\mathrm{MoS}_{2}$ (black), $\mathrm{WS}_{2}$ (brown), and $\mathrm{WSe}_{2}$ (blue) flakes and are consistent with previous reports of 2 H semiconducting flakes since the $\mathrm{J}_{2}$ and $\mathrm{J}_{3}$ vibrational modes attributed to the metallic 1T phase are not observed (Supplementary Note 1 and Supplementary Figure 1a mark the absent peaks). ${ }^{24-26}$

Atomic force microscopy (AFM) statistics are used to estimate the lateral flake size ( $L$ ) and apparent flake thickness $(t)$ of the $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$ and $\mathrm{WSe}_{2}$ flakes on $\mathrm{Si} / \mathrm{SiO}_{2}$ substrates. Figure 1c is an AFM micrograph of a $\mathrm{MoS}_{2}$ flake with an associated cross section, while Figure 1d plots $L$ versus $t$ for individual flakes with no apparent correlation, which is unlike the case for LPE flakes (Supplementary Figure 1b). ${ }^{8}$ The average flake lengths, $\langle L\rangle$, were $1.0 \pm 0.1,1.2 \pm 0.1$, and 0.67 $\pm 0.05 \mu \mathrm{~m}$, while the average apparent flake thicknesses, $\langle t\rangle$, were $14 \pm 1,10.5 \pm 0.7$, and $14 \pm 1 \mathrm{~nm}$ for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe} \mathrm{e}_{2}$ flakes, respectively. Plotting the flake aspect ratio (AR, $L / t$ ) versus $t$ in Figure 1e shows maximum AR values of 309, 326, and 177 for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ flakes, respectively, with means of 102,132 , and 70 . These values are significantly higher than ARs achieved with LPE by ultrasonication (AR $\approx$ $10-40),{ }^{8,27}$ shear mixing ( $A R \approx 4-40$, Supplementary Note 1 ), cyclic shear mixing ( $\mathrm{AR} \approx 60)^{28}$ or microfluidization (AR $\approx 50) .{ }^{29} \mathrm{AR}>40$ is required to make conformal flake-to-flake junctions to minimize the junction resistance to improve the device performance. ${ }^{9}$ It is known that the ratio of the in-planetearing energy to the out-of-plane-peeling energy determines the aspect ratio of liquid exfoliated flakes, as the former parameter controls the lateral size while the latter controls the
nanosheet thickness. ${ }^{8}$ In electrochemical exfoliation, ion insertion is thought to reduce the peeling energy, thus increasing the aspect ratio.

In Figure 1f-h UV-visible optical absorption spectra of the $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ inks are taken with an integrating sphere to isolate the extinction, absorption, and scattering components of the TMD inks. ${ }^{30}$ The normalized spectra of the $\mathrm{MoS}_{2}$, $\mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ inks display excitonic transitions, around 679 and 623 nm for $\mathrm{MoS}_{2},{ }^{31} 638$ and 526 nm for $\mathrm{WS}_{2}$, and 775 and 579 nm for $\mathrm{WSe}_{2}$, attributed to the A exciton and B exciton, respectively, consistent with previous reports of LPE and mechanically exfoliated flakes. ${ }^{30,32,33}$ The spectral profiles are consistent with size measurements by AFM (Supplementary Note 2). ${ }^{34}$

Electrochemical Transistors with TMD Networks. We use Langmuir-Schaefer (LS) coating (Figure 2a) to fabricate TMD networks on $\mathrm{Si} / \mathrm{SiO}_{2}$ wafers with our $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ inks. The interfacial tension at the hexane/deionized water interface creates highly aligned networks after solvent removal with minimal ink wastage of $<20 \mu \mathrm{~L}$ (see Methods). As shown in Figure 2b, we used a focused ion beam to cut and polish a cross-section of an $\mathrm{MoS}_{2}$ network made by the LS deposition process, which was then imaged using SEM. The cross sections appear largely featureless, implying the film to be near-monolithic. An image analysis ${ }^{35}$ showed this network to contain $2-5 \%$ mesopores (i.e., those larger than 5 nm in size-smaller pores are below the resolution of this measurement). This is significantly lower than for poorly aligned,


Figure 3. Device performance compared to previous scientific literature. (a) Our transistor $\mu$ values for $\mathrm{WS}_{2}, \mathrm{MoS}_{2}$, and $\mathrm{WSe}_{2}$. (b) Our $\mathrm{I}_{\text {on }} /$ $I_{\text {off }}$ ratios for $\mathrm{WS}_{2}, \mathrm{MoS}_{2}$, and $\mathrm{WSe}_{2}$. (c) Our $\mu$ values and $I_{\text {on }} / I_{\text {off }}$ ratios (red stars) compared to those of other TMD networks (green triangles), organic semiconductors (black squares), metal oxides (orange pentagons), carbon nanotubes (blue circles), and graphene networks (yellow hexagons). (d) The device $\left\langle V_{\mathrm{T}}\right\rangle$ and (e) subthreshold slope for $\mathrm{WS}_{2}, \mathrm{MoS}_{2}$, and $\mathrm{WSe}{ }_{2}$. (f) The $\mu$ and (g) $I_{\text {on }} / I_{\text {off }}$ ratio performance plotted as a function of the subthreshold slope for our electrochemical $\mathrm{WS}_{2}, \mathrm{MoS}_{2}$, and $\mathrm{WSe}_{2}$ transistors and compared in more detail to TMD networks for solid-state (green triangles) and ionically gated (purple pentagons) devices. Error is calculated by SDOM in this figure.
spray-coated nanosheet networks $\left(P_{\text {net }} \approx 0.3-0.6\right),{ }^{10,35}$ implying LS-deposited films are compact and consist of basal-plane-aligned nanosheets with adjacent sheets lying conformal to each other. ${ }^{9}$ In Figure 2c top-surface SEM imaging of an $\mathrm{MoS}_{2}$ network also shows excellent flake alignment in the plane of the film and conformal interflake junctions, implying a low junction resistance and $E_{a}$. ${ }^{9,11}$ We also observe folds and wrinkles in the $\mathrm{MoS}_{2}$ flakes (also identified with TEM, Supplementary Note 3), implying high flake flexibility which we have previously linked to the formation of conformal junctions. ${ }^{9}$ Gold electrodes ( $\sim 100$ nm thick) are deposited by evaporation (Temescal FC-2000) through a stainless-steel mask, creating source and drain electrodes with width $W \approx 11 \mathrm{~mm}$ and channel length $L_{\mathrm{c}} \approx 50$ $\mu \mathrm{m}$ onto networks of $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$. A side gate of $\sim 1.5 \mathrm{~mm} \times 4 \mathrm{~mm}$ is also patterned $\sim 1 \mathrm{~mm}$ from the source and drain electrodes (Supplementary Note 4). The devices were then annealed again at $120{ }^{\circ} \mathrm{C}$ for 1 h in an inert $\mathrm{N}_{2}$ environment. AFM measurements (see Methods) reveal a network thickness $\left(t_{\mathrm{c}}\right)$ of $\sim 25-40 \mathrm{~nm}$ (Supplementary Note $3)$ for our devices. To complete our electrochemical transistor, shown in Figure 2d (bottom), we add the drop-cast ionic liquid $1-e t h y l-3-m e t h y l i m i d a z o l i u m ~ b i s-~$
(trifluoromethylsulfonyl)imide (EMIM TFSI) to allow gating of the semiconducting channel. ${ }^{36}$

Next, we characterize the electrochemical transistors using a probe station at atmospheric pressure and temperature and in ambient air. For the $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ (Figure 2e-g) devices, we measure the output characteristics at gate voltages of 3,0 , and -3 V . These curves are consistent with $\mathrm{MoS}_{2}$ and $\mathrm{WS}_{2}$ being n-type, ${ }^{3,13}$ as the devices switch on at positive $V_{\mathrm{g}}$ (as seen by a drop in drain current, $I_{\mathrm{d}}$, to $<0.1 \mathrm{~mA}$ ). The $\mathrm{WSe}_{2}$ transistor remains on at $-3 V_{\mathrm{g}}$ and $3 V_{\mathrm{g}}$ and is only off ( $I_{\mathrm{d}}<1$ $\mu \mathrm{A})$ at $V_{\mathrm{g}} \approx 0 \mathrm{~V}$, confirming ambipolar behavior as expected. ${ }^{14}$ Next, we measure the transfer characteristics using a gate voltage $\left(V_{\mathrm{g}}\right)$ window of -3 to 3 V and applying a drain source of $V_{\mathrm{ds}}=1 \mathrm{~V}$ (Figure $2 \mathrm{~h}-\mathrm{j}$ for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$, respectively). We also observed gate leakage ( $I_{g}$ ) for each device (dashed black line) attributed to the conductivity of the ionic liquid. The low $I_{\mathrm{g}}$ indicates the lack of electrochemical reactions with the electrodes. We calculate $\mu$ of the transistors from the equation $\mu=\left(L_{\mathrm{c}} / W\right)\left(1 / C_{\text {device }}\right)\left(g_{\mathrm{m}} / V_{\mathrm{ds}}\right)$, where $g_{\mathrm{m}}=$ $\partial I_{\mathrm{d}} / \partial V_{\mathrm{g}}$ is the transconductance (e.g., measured from the slope of the transfer characteristic from $\sim 1$ to $-1 V_{g}$ for n-type $\mathrm{MoS}_{2} / \mathrm{WS}_{2}$ and $\sim 0$ to $-1 V_{\mathrm{g}}$ for n-type $\mathrm{WSe}_{2}$ ) and $C_{\text {device }}$ is the device capacitance estimated as $\sim 3.1 \mu \mathrm{~F} \mathrm{~cm}^{-2}$ from cyclic


Figure 4. Examination of the effect of $\langle L\rangle$ on $\mathrm{MoS}_{2}$ transistor performance. (a, b) Atomic force microscopy statistics of the $\mathrm{MoS}_{2}$ flakes. (c) Optical microscopy of the transistor channels with $\langle L\rangle$ from 484 to 1040 nm . (d) Raman spectroscopy of MoS $_{2}$ to determine the defect density in the $\mathrm{MoS}_{2}$ flakes. (e) Transfer characteristics of the $\mathrm{MoS}_{2}$ flake networks as a function of $\langle L\rangle$. (f) Average $\mu$ and (g) average subthreshold slope of the $\mathrm{MoS}_{2}$ transistors as a function of $\langle L\rangle$. Error is calculated by the standard deviation of the mean (SDOM) in each case.
voltammetry (see Methods and Supplementary Note 6). The average ambient $\mu$ values for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ are calculated to be $\mu_{\mathrm{MoS}_{2}} \approx 10.7 \pm 0.9 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}(N=9), \mu_{\mathrm{WS}_{2}}$ $\approx 9.1 \pm 2.3 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}(N=6)$, and $\mu_{\mathrm{WSe}_{2}} \approx 2.0 \pm 0.2 \mathrm{~cm}^{2}$ $\mathrm{V}^{-1} \mathrm{~s}^{-1}(N=6)$ (Figure 3a), with $I_{\text {on }} / I_{\text {off }} \approx(2.6 \pm 0.4) \times 10^{3}$, $(3.4 \pm 0.6) \times 10^{3}$, and $(4.2 \pm 1.8) \times 10^{4}$ for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ respectively (Figure 3b). The $\mathrm{WSe}_{2}$ p-type $\mu$ was also notably high at $1.3 \pm 0.2 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$. The best devices had $\mu_{\mathrm{MoS}_{2}} \approx 15.1 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}, \mu_{\mathrm{WS}_{2}} \approx 16.3 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$, and $\mu_{\mathrm{WSe}_{2}} \approx$ $2.8 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ with $I_{\text {on }} / I_{\text {off }} \sim 1.9 \times 10^{3}, 5 \times 10^{3}$ and $5 \times 10^{3}$ for $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ respectively. We find that the electrical properties are consistent within the array and similar to vacuum-based measurements with no significant decrease in performance when measured in ambient air (Supplementary Note 5). The $\mu$ value is orders of magnitude greater than those in previous works on ionic gating of TMD networks $(\mu \approx$ $\left.0.01-0.1 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}\right)^{10,12-14,21}$ and either greater than or comparable to those in previous literature ( $\mu \approx 0.01-8 \mathrm{~cm}^{2}$ $\mathrm{V}^{-1} \mathrm{~s}^{-1}$ ) for solid-state field-effect transistors (FETs). ${ }^{3,11,15-18,22,37} \mathrm{We}$ attribute the high $\mu$ to both the removal of the residual stabilization agent by centrifugation washing and the use of electrochemical 2D TMDs: their high aspect ratio and LS-induced alignment lead to conformal junctions and thus reduced junction resistance and $E_{a} \cdot{ }^{9}$ Our devices represent a significant improvement to state-of-the-art solution-processed 2D network literature devices. The transistors are comparable to competing solution-processable
technologies developed over the last few decades, such as organic polymers, ${ }^{38-40}$ semiconducting carbon nanotubes (CNTs), ${ }^{41-43}$ graphene ${ }^{27}$ and metal oxides, ${ }^{44-46}$ as shown in Figure 3c. A more comprehensive table can be found in Supplementary Note 7. The n-type behavior of $\mathrm{MoS}_{2}$ and $\mathrm{WS}_{2}$ could complement the library of high- $\mu$ p-type organic polymer materials available for flexible digital electronics, as there is currently a lack of high $-\mu$ n-type semiconductors, ${ }^{47}$ essential for CMOS circuits which require both similarly high- $\mu$ p-type and n-type transistors. ${ }^{3}$

Minimising the threshold voltage $\left\langle V_{\mathrm{T}}\right\rangle$ is important to reduce the power supply voltage in transistor circuits. ${ }^{3}$ In Figure 3d our $\mathrm{MoS}_{2}$ (yellow) and $\mathrm{WS}_{2}$ (green) transistors have $\left\langle V_{\mathrm{T}}\right\rangle=-0.38 \pm 0.05$ and $0.33 \pm 0.09 \mathrm{~V}$, respectively, demonstrating minimal variation in $\left\langle V_{\mathrm{T}}\right\rangle$ between devices. The n -type $\left\langle V_{\mathrm{T}}\right\rangle$ of the $\mathrm{WSe}_{2}$ devices (orange, n ) is $1.63 \pm 0.01 \mathrm{~V}$, and the p-type $\left\langle V_{\mathrm{T}}\right\rangle$ is $-0.80 \pm 0.01 \mathrm{~V}$ (orange, p ), which can likely be attributed to either W or Se vacancies. ${ }^{48}$ In Figure 3e, we calculate the subthreshold slope (SS), defined as the change in gate voltage necessary to change the drain current by one decade. The SS should be minimized to reduce the switching power loss. ${ }^{49}$ We find SS values of $542 \pm 62,339 \pm 64$ and 182 $\pm 36 \mathrm{mV} / \mathrm{dec}$ for the $\mathrm{MoS}_{2}$ (yellow), $\mathrm{WS}_{2}$ (green), and $\mathrm{WSe}_{2}$ (orange) transistors, respectively. Since $S S \propto 1 / C_{\text {device }}{ }^{50}$ our SS is expected to be low ( $<600 \mathrm{mV} / \mathrm{dec}$ ) since we use a high $C_{\text {device }} \approx 3.1 \mu \mathrm{~F} \mathrm{~cm}{ }^{-2}$, attributed to the ionic liquid EMIM TFSI. Assuming the semiconductor capacitance in our transistor channels is similar, and our $C_{\text {device }}$ is constant


Figure 5. Flexible $\mathrm{WSe}_{2}$ transistors on PET. (a) Digital image of the $\mathrm{WSe}_{2}$ transistor array on a PET substrate (left) and optical microscopy image of the $\mathrm{WSe}_{2}$ channel in bright field (right). (b) Transfer characteristic of the $\mathrm{WSe}_{2}$ transistors when unbent ( 0 cycles) and after 1000 bending cycles using $V_{\mathrm{ds}}=1 \mathrm{~V}$. (c) Digital image of bending apparatus used for strain testing of devices. (d) Transistor $\mu$ as a function of the device bending cycles. The unbent device's $\mu$ is represented by the horizontal cyan dashed line, and the error is represented by the dashed black line. Error is calculated by SDOM. (e) Our flexible WSe ${ }_{2}$ transistor (green star), rigid MoS $\mathbf{H}_{2}$ (black star) and WS ${ }_{2}$ (brown star) transistors $\mu$ as a function of device processing temperature compared to literature values of other solution-processed TMD network transistors made on rigid or flexible substrates. The green box indicates temperatures compatible with flexible substrates, while the red box indicates temperatures incompatible with most flexible substrates ( $>120^{\circ} \mathrm{C}$ ).
between our electrochemical transistors, the increased $\mathrm{MoS}_{2}$ SS ( $>200 \mathrm{mV} / \mathrm{dec}$ ) compared to $\mathrm{WS}_{2}$ and $\mathrm{WSe}_{2}$ could potentially be explained by an increased interface trap capacitance. A higher interface trap density in the $\mathrm{MoS}_{2}$ transistors could be attributed to sulfur vacancies or poor flake-to-flake interfaces in our network. ${ }^{50}$ As a further investigation, we examine the dependence of $\langle L\rangle$ on the transistor $\mu$ and SS and find $\mu$ is maximized and SS is minimized when $\langle L\rangle>1 \mu \mathrm{~m}$ (Supplementary Note 7). Plotting the $\mu$ (Figure 3f) and $I_{\mathrm{on}} / I_{\text {off }}$ values (Figure 3 g ) as a function of SS, we find that the most optimal devices would be found in each plot's top left-hand corner. In our case, our $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe} e_{2}$ transistors have some of the lowest SS and highest $\mu$ and $I_{\text {on }} / I_{\text {off }}$ values recorded for TMD networks (Figure $3 \mathrm{f}, \mathrm{g}$ ), even when compared to other ionically gated networks. A comprehensive list can be found in Supplementary Note 7.

## Optimization of Flake Lateral Size in Electrochemical

 Transistors. As a further investigation, we examine the effect of $\langle L\rangle$ on the transistor performance by making three inks of $\mathrm{MoS}_{2}$ of different $\langle L\rangle$ by cascade centrifugation at $97 \mathrm{~g}, 877 \mathrm{~g}$ and 2436 g , respectively, followed by centrifugation washing to remove residual polymer (see Methods). In Figure 4a, AFM estimates $\langle L\rangle$ values of $1040 \pm 101,605 \pm 89$, and $484 \pm 50$ nm and $\langle t\rangle$ values of $14 \pm 1,10 \pm 1$, and $9 \pm 2 \mathrm{~nm}$ for the 97 g , 877 g and $2436 \mathrm{~g} \mathrm{MoS}_{2}$ inks, respectively. In each ink, the mean AR was above 70 with many flakes have a value $>100$ (Figure 4 b ). A single LS process is used to deposit the $\mathrm{MoS}_{2}$ inks on a $\mathrm{Si} / \mathrm{SiO}_{2}$ substrate, and the previous protocol to pattern the transistors is used (see Methods). We use optical microscopy in the bright field (Figure 4c) to confirm that the TMD flakes cover the channel between the source and drain. The flakes appear to be highly aligned in all cases due to the LS method. As shown in Figure 4d, we use Raman spectroscopy toinvestigate the defects in each $\mathrm{MoS}_{2}$ ink. The Raman spectra look similar, showing the $\mathrm{E}_{2 \mathrm{~g}}$ and $\mathrm{A}_{1 \mathrm{~g}}$ peaks at 384 and 409 $\mathrm{cm}^{-1}$ as the prominent feature. ${ }^{51}$ The intensity ratio of the $\mathrm{E}_{2 \mathrm{~g}}$ and longitudinal (LA) mode ( $I(\mathrm{LA}) / I\left(\mathrm{E}_{2 \mathrm{~g}}\right)$ ) can be used to calculate the defect density in $\mathrm{MoS}_{2}{ }^{51}$ The absence of an LA mode peak at $\sim 330 \mathrm{~cm}^{-1}$ is indicative that the $\mathrm{MoS}_{2}$ is pristine in the basal plane with a defect density of $<0.05 \mathrm{~nm}^{-2}$ for each of the three length-selected samples. ${ }^{51}$
In Figure 4e, we characterize the electrochemical $\mathrm{MoS}_{2}$ transistors using a probe station at atmospheric pressure and in ambient air. The transfer characteristic ( $V_{\mathrm{ds}}=1 \mathrm{~V}$ ) shows ntype behavior, which is typical of $\mathrm{MoS}_{2}$ for the $\langle L\rangle \approx 1040 \mathrm{~nm}$ and $\langle L\rangle \approx 605 \mathrm{~nm}$ flake network consistent with previous reports, ${ }^{3,13,52}$ but ambipolar behavior for the $\langle L\rangle \approx 484 \mathrm{~nm}$ flakes, possibly due to doping from residual polymer, solvent, or oxygen edge functional groups, ${ }^{53}$ which has been observed previously in $\mathrm{MoS}_{2}$ flakes. ${ }^{44}$ The ambient $\mu$ values for each $\mathrm{MoS}_{2}$ network (Figure 4f) are calculated to be $\mu_{1040} \approx 10.7 \pm$ $0.9 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}(N=9), \mu_{605} \approx 4.0 \pm 1.3 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}(N=3)$ and $\mu_{484} \approx 0.008 \pm 0.002 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}(N=3)$ with $I_{\text {on }} / I_{\text {off }} \approx$ $(2.6 \pm 0.4) \times 10^{3},(3.3 \pm 1.9) \times 10^{3}$, and $28 \pm 12$ for $\mathrm{MoS}_{2}$ flakes of $\langle L\rangle \approx 1040,605$, and 484 nm , respectively. The increase in $\mu$ with $\langle L\rangle$ suggests the networks to be at least partially junction-limited, ${ }^{9}$ implying further mobility increases are possible. In Figure 4 g , we find that the SS decreases with increasing $\langle L\rangle$ from SS $\approx 1205 \pm 190 \mathrm{mV} / \mathrm{dec}$ at $\langle L\rangle \approx 484$ nm to $\mathrm{SS} \approx 542 \pm 62 \mathrm{mV} / \mathrm{dec}$ at $\langle L\rangle \approx 1040 \mathrm{~nm}$. This would suggest a reduced trap capacitance at $\langle L\rangle \approx 1040 \mathrm{~nm}$ (since $C_{\text {device }}$ is constant and the semiconductor capacitance is negligible), ${ }^{50}$ and therefore, we would expect more conformal junctions are being made when $\langle L\rangle \approx 1040 \mathrm{~nm}$. Based on these results, a larger $\langle L\rangle$ should be used when making transistors with TMDs to improve the junctions between flakes and maximize $\mu$ and $I_{\text {on }} / I_{\text {off }}$.

Flexible $\mathrm{WSe}_{2}$ Transistor Arrays. To investigate our technology's applicability on a flexible substrate, we undertake a Langmuir-Schaefer deposition of the $\mathrm{WSe}_{2}$ ink on PET. We chose $\mathrm{WSe} e_{2}$, as it had shown the highest $I_{\text {on }} / I_{\text {off }}$ in the rigid devices. Gold electrodes were evaporated following the protocol established for our previous $\mathrm{Si} / \mathrm{SiO}_{2}$ devices to make the $\mathrm{WSe}_{2}$ transistor array shown in Figure 5a, left ( $L_{\mathrm{c}}=$ $50 \mu \mathrm{~m}$ ). A bright field optical microscopy image (Figure 5b, right) shows a uniform deposition of flakes between the source and drain electrodes. The devices are electrically characterized using a probe station in ambient air, and we observe the typical ambipolar behavior expected for $\mathrm{WSe}_{2}$ (Figure 5b, black curve). We estimate electron $\mu \approx 1.9 \pm 0.4 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ with $I_{\text {on }} / I_{\text {off }} \approx 2.9 \times 10^{3} \pm 0.9 \times 10^{3}$, which is similar to the $\mu_{\mathrm{WSe}_{2}}$ value obtained for $\mathrm{WSe}_{2}$ transistors on $\mathrm{Si} / \mathrm{SiO}_{2}\left(\mu_{\mathrm{WSe}_{2}} \approx 2.0 \pm\right.$ $0.2 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}, N=6$ ) indicating a successful transfer of the device properties to a flexible substrate despite the higher surface roughness of the $\operatorname{PET}\left(S_{\mathrm{q}} \approx 18 \mathrm{~nm}\right)$ which would typically result in lower $\mu$. ${ }^{27}$ We then apply a $1 \%$ tensile strain to the transistors for 10,100 , and 1000 cycles using the cyclic tensile tester shown in Figure 5c (see Methods) and find that the $\mu$ value is maintained ( $\mu \approx 1.9 \pm 0.5 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}, N=6$ ) even after 1000 bending cycles (Figure 5b, cyan curve, and Figure 5d), demonstrating the flexibility of the transistors. In Figure 5e, we plot our transistor's first-cycle $\mu$ performance (green star) against the scientific literature on solutionprocessed 2D material networks, which are measured in ambient air (blue circles), measured under vacuum (orange
triangles), and measured after acid treatment (yellow squares). Most processing methods previously used in the literature are not compatible with flexible substrates, as they typically require annealing temperatures $>200{ }^{\circ} \mathrm{C}$ or acid treatments and therefore use $\mathrm{Si} / \mathrm{SiO}_{2}$ or quartz substrates (Supplementary Note 7). Only one work by Kim et al. demonstrated a highmobility TMD network $\left(\mathrm{MoS}_{2}\right)$ at a low annealing temperature of $\sim 80^{\circ} \mathrm{C}$, achieving $\mu \approx 8.1 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ and $I_{\text {on }} / I_{\text {off }} \approx$ $10^{2}$ (or $\mu \approx 1.8 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ and $I_{\text {on }} / I_{\text {off }} \approx 10^{6}$ on acid treatment) but with a high $\mathrm{SS} \approx 3000 \mathrm{mV} /$ dec. However, it was not tested on a flexible substrate but was assembled on $\mathrm{Si} /$ $\mathrm{SiO}_{2}$ and was measured under vacuum. ${ }^{17}$ To our knowledge, the only two other works that have demonstrated transistors made on PET from a network of $\mathrm{WSe}_{2}$ flakes achieved $\mu \approx 0.1$ $\mathrm{cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ and $I_{\text {on }} / I_{\text {off }} \approx 10^{2}-10^{3}$ and were both measured under vacuum rather than ambient air. ${ }^{10,14}$ Therefore, our $\mathrm{WSe}_{2}$ transistors represent a 1 order of magnitude improvement in $\mu$ on flexible PET substrates while demonstrating that their performance can be maintained even after excessive straining ( 1000 cycles at $1 \%$ strain). We also note that, to our knowledge, our devices are the only example of flexible highmobility ( $\mu>1 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}$ ) TMD networks without using acid treatments, high-temperature annealing, or measurement under vacuum/encapsulation. It is also likely that our $\mathrm{MoS}_{2}$ (black star) and $\mathrm{WS}_{2}$ (brown star) transistors would also work on a flexible substrate, given that $\mathrm{WSe}_{2}$ was successfully transferred without a decrease in $\mu$ and the $\mathrm{MoS}_{2}$ and $\mathrm{WS}_{2}$ follow the same manufacturing and deposition protocol.

## CONCLUSIONS

We discover that $\mathrm{WS}_{2}$ and $\mathrm{WSe}_{2}$ can achieve high $-\mu$ transistors with n-type and ambipolar behavior, respectively, to add to the library of high $-\mu 2 \mathrm{D}$ solution-processed materials which will be required in future devices and circuits that need materials with complementary behavior. We successfully utilized LangmuirSchaefer deposition to minimize ink waste ( $<20 \mu \mathrm{~L}$ ) and improve the network stacking and alignment, enabling ambient air electrochemical transistors with $\mu \approx 2-16 \mathrm{~cm}^{2} \mathrm{~V}^{-1} \mathrm{~s}^{-1}, I_{\mathrm{on}} /$ $I_{\text {off }} \approx 10^{3}-10^{4},\left\langle V_{\mathrm{T}}\right\rangle \approx 0.3-1.6 \mathrm{~V}$, and $\mathrm{SS} \approx 182-542 \mathrm{mV} / \mathrm{dec}$ representing a 1 order of magnitude increase in $\mu$ and SS for state-of-the-art electrochemical transistors with $2 \mathrm{D} \mathrm{WS}_{2}$ and $\mathrm{WSe}_{2}$ flake networks. The performance was comparable to that of solution-processed solid-state 2D network FETs, CNTs, metal oxides, and organic polymers but without hightemperature annealing ( $>120^{\circ} \mathrm{C}$ ), acid treatments, and vacuum measurements, improving the commercialization potential of our solution-processed transistors. We also found that the transistor $\mu$ is maximized and SS is minimized when $\langle L\rangle>1 \mu \mathrm{~m}$. As a final demonstration, we created flexible $\mathrm{WSe}_{2}$ transistors on PET that did not degrade in performance for at least 1000 bending cycles at $1 \%$ strain, showing a 1 order of magnitude improvement in $\mu$ for solution processed 2D flakes on a flexible substrate.

## METHODS

Electrochemical Exfoliation of 2D Crystals. An electrochemical cell with two electrodes is used to intercalate $\mathrm{WS}_{2}, \mathrm{WSe}_{2}$, and $\mathrm{MoS}_{2}$ (HQ graphene) crystals. A thin piece $(0.1 \times 1 \times 1 \mathrm{~mm})$ of a crystal is used as the cathode, while a platinum foil (Alfa Aesar) is used as the anode. Copper crocodile clips are used to hold the electrodes in place. For the electrolyte, tetrapropylammonium (TPA) bromide (Sigma-Aldrich, $5 \mathrm{mg} / \mathrm{mL}$ ) is added to propylene carbonate $(\sim 50 \mathrm{~mL})$. A voltage of 8 V is applied for 30 min between the
electrodes to intercalate the 2 D crystal with $\mathrm{TPA}^{+}$cations. The 2 D crystal expands in each case to greater than twice its original volume, indicating the successful intercalation of the crystal. After intercalation, the 2D crystal is emersed in IPA overnight to dissolve and remove any residual bromide ions ( $\mathrm{Br}^{-}$) on the crystal.

Ink Formulation with 2D Crystals. The 2D crystal is then bathsonicated (Fisherbrand 112 xx series) in $1 \mathrm{mg} / \mathrm{mL}$ poly(vinylpyrrolidone) (PVP, molecular weight $\sim 40000$ ) in dimethylformamide (DMF) for 5 min followed by centrifugation (Hettich Mikro $220,1195-\mathrm{A}$, radius 87 mm ) at $500 \mathrm{rpm}(24 \mathrm{~g})$ for 20 min to remove unexfoliated crystals. The dispersion is size-selected by centrifuging the supernatant (top $90 \%$ ) at $1000 \mathrm{rpm}(97 \mathrm{~g})$ for 1 h and collecting the sediment. Unfortunately, attempts to disperse the 2D crystal directly in DMF without PVP were unsuccessful, as the initial centrifugation step ( $24 g$ ) resulted in complete sedimentation of the unexfoliated and exfoliated crystals. Therefore, size selection and removal of bulk unexfoliated crystals would not be possible. To remove the PVP, the 97 g sediment was diluted with 2 mL of DMF and centrifuged at $10 \mathrm{krpm}(9744 \mathrm{~g})$ for 1 h . The process was repeated twice, and the sediment was collected each time. A third washing step was used to remove residual DMF, which involved diluting the sediment in IPA ( 0.5 mL ) and subsequently centrifuging at 10 krpm ( 9744 g ) and collecting the sediment. The sediment is redispersed in IPA ( $\sim 0.5 \mathrm{~mL}$, concentration $\sim 2.5 \mathrm{mg} / \mathrm{mL}$ ) to make the 97 g dispersion used in the study respectively for each 2D crystal. We use IPA, as it is a low-boiling-point solvent $\left(\sim 82.5^{\circ} \mathrm{C}\right)$ that can evaporate quickly after Langmuir-Schaefer deposition. For the $\langle L\rangle$ study, the supernatant of the $1000 \mathrm{rpm}(97 \mathrm{~g}) \mathrm{MoS}_{2}$ dispersion is centrifuged at $3000 \mathrm{rpm}(877 \mathrm{~g})$ and then $5000 \mathrm{rpm}(2436 \mathrm{~g})$. The sediment of the 877 g and $2436 \mathrm{~g} \mathrm{MoS}_{2}$ dispersions follows the washing protocol previously described and is then redispersed in IPA to make the 877 g $\mathrm{MoS}_{2}$ ink and 2436 g MoS 2 ink, respectively.

Network Formation by Langmuir-Schaefer and Transistor Electrode Fabrication. The Langmuir-Schaefer setup involves a Teflon stand ( 10 cm long) where a $\mathrm{Si} / \mathrm{SiO}_{2}$ chip $(2 \times 2 \mathrm{~cm}$ ) is placed on top (root-mean-square roughness $S_{\mathrm{q}} \approx 0.1 \mathrm{~nm}, 300 \mathrm{~nm}$ oxide thickness). The stand is placed in a beaker (about 100 mL ) of deionized water. About 20 mL of distilled hexane is drop-cast onto the surface of the deionized water to create a water/hexane interface, under which the $\mathrm{Si} / \mathrm{SiO}_{2}$ chip is submerged. The $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ inks are drop-cast ( $\sim 140 \mu \mathrm{~L}$ ) onto the surface of the hexane until no gaps in the interface could be seen. The Teflon stand and Si / $\mathrm{SiO}_{2}$ are then carefully extruded through the 2 D crystal layer to coat the surface of the $\mathrm{Si} / \mathrm{SiO}_{2}$ with the TMD network; $\sim 20 \mu \mathrm{~L}$ of material is lost at the edges of the $\mathrm{Si} / \mathrm{SiO}_{2}$. The TMD networks are left in a fume hood to dry in ambient air for $\sim 6 \mathrm{~h}$. Next, we anneal the TMD networks at $120^{\circ} \mathrm{C}$ for 1 h on a hot plate in an $\mathrm{N}_{2}$ glovebox (Jacomex GP campus) to remove residual solvent and improve the adhesion of the 2D flakes to the $\mathrm{Si} / \mathrm{SiO}_{2}$ substrate. The process is repeated to build the second layer of the network. Two depositions are undertaken for the $\mathrm{WS}_{2}$ and $\mathrm{WSe}_{2}$ networks, while one deposition is used for $\mathrm{MoS}_{2}$. Gold electrodes ( $\sim 100 \mathrm{~nm}$ thick) are deposited by evaporation (FC-2000 Temescal Evaporator) through a stainless steel mask ( $50 \mu \mathrm{~m}$ thick) which is laser cut (Laser Micromachining ltd). The gold defines the channel dimensions of $W=11000 \mu \mathrm{~m}$ and $L_{\mathrm{c}}=$ $50 \mu \mathrm{~m}$. The Au evaporation also defines our gate electrode, which is placed $\sim 1 \mathrm{~mm}$ from the source and drain electrodes and is $\sim 1.5 \times 4$ mm in size. The $\mathrm{WS}_{2}, \mathrm{WSe}_{2}$, and $\mathrm{MoS}_{2}$ devices (each on individual chips) are then annealed on a hot plate at $120^{\circ} \mathrm{C}$ for 1 h in an inert $\mathrm{N}_{2}$ environment (Jacomex GP campus). The same protocol is used for our $\mathrm{WSe}{ }_{2}$ devices on a flexible substrate, replacing $\mathrm{Si} / \mathrm{SiO}_{2}$ with PET (Novele, Novacentrix).

Transmission Electron Microscopy. TEM is performed using a JEOL 2100 instrument. The TEM grids are prepared by LS deposition of the $\mathrm{MoS}_{2}$ ink (1 layer, see Langmuir-Schaefer methods for protocol) on lacey-carbon grids followed by room-temperature drying for $\sim 6 \mathrm{~h}$. The TEM imaging is performed at an accelerating voltage of 200 kV using a beam current of $105 \mu \mathrm{~A}$.

Scanning Electron Microscopy. SEM is performed with a Carl Zeiss Ultra SEM operating at 4 kV with a $30 \mu \mathrm{~m}$ aperture. Images are
acquired using the secondary electron detector, and the samples are not coated prior to imaging. The sample substrate is a $300 \mathrm{~nm} \mathrm{SiO}{ }_{2} /$ Si wafer.

FIB-SEM Cross-Section Imaging. FIB-SEM microscopy is carried out using a dual-beam Carl Zeiss Auriga focused ion beam system. Network cross sections are milled using a $30 \mathrm{kV}: 600 \mathrm{pA}$ beam. All images are captured at a working distance of 5 mm with a 2 kV accelerating voltage and aperture size of $30 \mu \mathrm{~m}$. The network porosity is measured by segmenting network cross sections into their pore and nanosheet contributions using trainable WEKA segmentation. ${ }^{55}$ The porosity is calculated by dividing the number of pixels classified as "pore" by the numerical sum of the "pore" and "nanosheet" pixels in each cross-section. This technique can identify pores larger than $5 \mathrm{~nm} \times 5 \mathrm{~nm}$ in cross-sectional area
$I-V$ Probe Station Measurements. To control the injection of ions into our semiconducting channel, we use the ionic liquid 1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide (EMIM, Sigma-Aldrich). The ionic liquid is first heated under vacuum at $100{ }^{\circ} \mathrm{C}$ for 6 h to remove any absorbed water. A drop of EMIM is then pipetted onto the transistors so that the gate, source, and drain electrodes are covered with ionic liquid. The devices are left under vacuum ( $\sim 1.6 \times 10^{-4} \mathrm{mbar}$ ) in a Janis Probe Station overnight ( 12 h ) to remove residual water further. Before undertaking measurements, the devices are brought back to atmospheric pressure. To undertake electrical characterization, devices are contacted using gold-coated probes connected to a Keithley 2612A dual-channel source measuring unit. A gate voltage window of -3 to 3 V is used for transfer characteristics with a scan rate of $50 \mathrm{mV} / \mathrm{s}$ and $V_{\mathrm{ds}}=1 \mathrm{~V}$ for all devices.

Cyclic Voltammetry. A Gamry Reference 600 Potentiostat is used to undertake cyclic voltammetry measurements. The capacitance was extracted from area enclosed by the CV curves. We estimate the $C_{\text {device }}$ value to be $\sim 3.1 \mu \mathrm{~F} \mathrm{~cm}^{-2}$ for our $\mathrm{MoS}_{2}$ and $\mathrm{WS}_{2}$ devices and $\sim 4.9 \mu \mathrm{~F} \mathrm{~cm}^{-2}$ for our $\mathrm{WSe}_{2}$ devices. $C_{\text {device }}$ is also estimated as $\sim 1.2$ $\mu \mathrm{F} \mathrm{cm}^{-2}$ for $\langle L\rangle \approx 484 \mathrm{~nm} \mathrm{MoS} 2$ devices (see Supplementary Note 6 for further information).

Optical Microscopy. An optical microscope (Olympus DSX1000 digital microscope) is used to image deposited droplets in bright field mode. The images are acquired at a $\times 50$ magnification. For the device's imaging, a single $70 \times 70 \mu \mathrm{~m}$ image is not sufficient to observe the entire device. Therefore, an area of $7 \times 7$ images is sequentially taken and stitched together with a $10 \%$ overlap in live panorama mode.

Atomic Force Microscopy. A Bruker Multimode 8 microscope is used to undertake AFM and analyze the thickness and lateral size of the flakes. The $\mathrm{WS}_{2}, \mathrm{MoS}_{2}$, and $\mathrm{WSe}_{2}$ inks are drop-cast onto $\mathrm{Si} / \mathrm{SiO}_{2}$ after dilution in IPA by a factor of $1: 100$. The samples are then annealed at $120{ }^{\circ} \mathrm{C}$ for 15 min to remove residual solvent. The samples are scanned using OLTESPA R3 cantilevers in ScanAsyst mode, and $\sim 35-50$ flakes are counted to determine the statistics. The lateral size is calculated as the square root of the flake length times the flake width.

Raman Spectroscopy. Inks of $\mathrm{MoS}_{2}, \mathrm{WS}_{2}$, and $\mathrm{WSe}_{2}$ are dropcast onto an $\mathrm{Si} / \mathrm{SiO}_{2}$ substrate and annealed at $120{ }^{\circ} \mathrm{C}$. The Raman spectra of the drop cast networks are acquired with a Horiba Jobin Yvon Labram HR800 Raman system at 532 nm with a $10 \times$ objective and incident power of $\sim 1 \mathrm{~mW}$ to minimize possible thermal damage.

Optical Absorption Spectroscopy. The extinction spectra are obtained using a PerkinElmer Lambda 1050 spectrometer at a step of 1 nm with a 10 mm optical length cuvette (quartz cuvette). The absorption spectra are obtained by using an integrating sphere. The slit width is 2 nm .

Transistor Three-Point-Flexural Tests. A zwickiLine (ZwickRoell) three-point flexure testing system is used to conduct bending testing on the transistors. The strain applied $(\varepsilon)$ to our transistor can be calculated using the equation $\varepsilon=6 d D_{\mathrm{f}} / L_{\mathrm{s}}{ }^{2}$, where $d$ is the PET thickness $(170 \mathrm{~nm}), L_{\mathrm{s}}$ is the support span $(16 \mathrm{~mm})$, and $D_{\mathrm{f}}$ is the maximum deflection of the center of the beam. In all cases, we apply a strain of $1 \%$. To obtain an average in our mobility estimate we use $N$
$=6,7,6$, and 6 transistors for $0,10,100$, and 1000 bending cycles, respectively.

## ASSOCIATED CONTENT

## Data Availability Statement

The authors declare that the data supporting the findings of this study are available within the paper and its Supporting Information files. Data are also available from the corresponding author upon reasonable request.

## (s) Supporting Information

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsnano.2c11319.

Aspect ratio comparison between shear mixing and electrochemical inks, UV-vis of the TMD flakes, imaging with SEM, TEM, and AFM of the flake-toflake junctions in the networks, optical microscopy of the devices, electrical characteristics of the device arrays including examination of device gate leakage and hysteresis, cyclic voltammetry of the networks, and a literature review of TMD transistors with solutionprocessed networks (PDF)

## AUTHOR INFORMATION

## Corresponding Authors

Tian Carey - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland; Email: careyti@tcd.ie
Jonathan N. Coleman - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland; © orcid.org/0000-0001-9659-9721; Email: colemaj@tcd.ie

## Authors

Oran Cassidy - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland
Kevin Synnatschke - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland
Eoin Caffrey - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland; © orcid.org/0000-0002-0174-383X
James Garcia - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland; © orcid.org/0000-0002-0339-5744
Shixin Liu - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland
Harneet Kaur - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland; © orcid.org/0000-0002-5349-6770
Adam G. Kelly - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland; © orcid.org/0000-0002-6070-7070
Jose Munuera - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland
Cian Gabbett - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland
Domhnall O'Suilleabhain - School of Physics, CRANN \& AMBER Research Centres, Trinity College Dublin, Dublin D02 E8C0, Ireland

Complete contact information is available at: https://pubs.acs.org/10.1021/acsnano.2c11319

## Author Contributions

T.C. and J.N.C. conceived and designed the experiments. T.C., did all electrical measurements, Raman spectroscopy, and optical microscopy on the devices. T.C. and O.C. manufactured the inks and undertook AFM. T.C. and K.S. did Langmuir-Schaefer deposition of TMD inks. S.L. and D.O. undertook gold evaporation on devices. S.L. took all UV-vis measurements. E.C., C.G., and A.G.K. did all SEM measurements. C.G. made laser-cut masks and carried out crosssectional imaging. H.K. did all TEM imaging. J.G. and T.C. undertook strain testing of devices. T.C. undertook CV measurements with assistance from A.G.K., J.M., and J.N.C. The manuscript was written by T.C. in close consultation with other authors and edited by J.N.C.

## Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

We acknowledge the European Commission (Graphene Flagship Core 2 and Core 3 grant agreement Nos. 785219 and 881603, respectively) and the European Research Council (FUTURE-PRINT). We have also received support from the Science Foundation Ireland (SFI) funded centre AMBER (SFI/12/RC/2278_P2) and availed of the facilities of the SFIfunded AML and ARL laboratories. T.C. and J.N.C. wish to thank Prof. Hugh Byrne and Dr. Luke O'Neill for access to the Raman Spectroscopy system. J.M. acknowledges funding from a Margarita Salas Fellowship from the Spanish Ministry of Universities (ref. MU-21-UP2021-03071726050). T.C. acknowledges funding from a Marie Skłodowska-Curie Individual Fellowship "MOVE" (grant number 101030735, project number 211395, and award number 16883).

## REFERENCES

(1) Seyedin, S.; Carey, T.; Arbab, A.; Eskandarian, L.; Bohm, S.; Kim, J. M.; Torrisi, F. Fibre electronics: towards scaled-up manufacturing of integrated e-textile systems. Nanoscale 2021, 13 (30), 12818-12847.
(2) Torrisi, F.; Carey, T. Graphene, related two-dimensional crystals and hybrid systems for printed and wearable electronics. Nano Today 2018, 23, 73-96.
(3) Carey, T.; Arbab, A.; Anzi, L.; Bristow, H.; Hui, F.; Bohm, S.; Wyatt-Moon, G.; Flewitt, A.; Wadsworth, A.; Gasparini, N.; Kim, J. M.; Lanza, M.; McCulloch, I.; Sordan, R.; Torrisi, F. Inkjet Printed Circuits with 2D Semiconductor Inks for High-Performance Electronics. Advanced Electronic Materials 2021, 7 (7), 2100112.
(4) Paterson, A. F.; Singh, S.; Fallon, K. J.; Hodsden, T.; Han, Y.; Schroeder, B. C.; Bronstein, H.; Heeney, M.; McCulloch, I.; Anthopoulos, T. D. Recent Progress in High-Mobility Organic Transistors: A Reality Check. Adv. Mater. 2018, 30 (36), No. 1801079.
(5) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS2 transistors. Nat. Nanotechnol 2011, 6 (3), 147-50.
(6) Li, N.; Wang, Q.; Shen, C.; Wei, Z.; Yu, H.; Zhao, J.; Lu, X.; Wang, G.; He, C.; Xie, L.; Zhu, J.; Du, L.; Yang, R.; Shi, D.; Zhang, G. Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. Nature Electronics 2020, 3 (11), 711-717.
(7) Coleman, J. N.; Lotya, M.; O’Neill, A.; Bergin, S. D.; King, P. J.; Khan, U.; Young, K.; Gaucher, A.; De, S.; Smith, R. J.; Shvets, I. V.; Arora, S. K.; Stanton, G.; Kim, H.-Y.; Lee, K.; Kim, G. T.; Duesberg, G. S.; Hallam, T.; Boland, J. J.; Wang, J. J.; Donegan, J. F.; Grunlan, J.
C.; Moriarty, G.; Shmeliov, A.; Nicholls, R. J.; Perkins, J. M.; Grieveson, E. M.; Theuwissen, K.; McComb, D. W.; Nellist, P. D.; Nicolosi, V. Two-Dimensional Nanosheets Produced by Liquid Exfoliation of Layered Materials. Science 2011, 331 (6017), 568-571.
(8) Backes, C.; Campi, D.; Szydlowska, B. M.; Synnatschke, K.; Ojala, E.; Rashvand, F.; Harvey, A.; Griffin, A.; Sofer, Z.; Marzari, N.; Coleman, J. N.; O'Regan, D. D. Equipartition of Energy Defines the Size-Thickness Relationship in Liquid-Exfoliated Nanosheets. ACS Nano 2019, 13 (6), 7050-7061.
(9) Kelly, A. G.; O'Suilleabhain, D.; Gabbett, C.; Coleman, J. N. The electrical conductivity of solution-processed nanosheet networks. Nature Reviews Materials 2022, 7 (3), 217-234.
(10) Kelly, A. G.; Hallam, T.; Backes, C.; Harvey, A.; Esmaeily, A. S.; Godwin, I.; Coelho, J.; Nicolosi, V.; Lauth, J.; Kulkarni, A.; Kinge, S.; Siebbeles, L. D.; Duesberg, G. S.; Coleman, J. N. All-printed thin-film transistors from networks of liquid-exfoliated nanosheets. Science 2017, 356 (6333), 69-73.
(11) Piatti, E.; Arbab, A.; Galanti, F.; Carey, T.; Anzi, L.; Spurling, D.; Roy, A.; Zhussupbekova, A.; Patel, K. A.; Kim, J. M.; Daghero, D.; Sordan, R.; Nicolosi, V.; Gonnelli, R. S.; Torrisi, F. Charge transport mechanisms in inkjet-printed thin-film transistors based on twodimensional materials. Nature Electronics 2021, 4 (12), 893-905.
(12) He, Q.; Zeng, Z.; Yin, Z.; Li, H.; Wu, S.; Huang, X.; Zhang, H. Fabrication of flexible MoS2 thin-film transistor arrays for practical gas-sensing applications. Small 2012, 8 (19), 2994-9.
(13) Higgins, T. M.; Finn, S.; Matthiesen, M.; Grieger, S.; Synnatschke, K.; Brohmann, M.; Rother, M.; Backes, C.; Zaumseil, J. Electrolyte-Gated n-Type Transistors Produced from Aqueous Inks of WS2 Nanosheets. Adv. Funct. Mater. 2019, 29 (4), 1804387.
(14) O'Suilleabhain, D.; Kelly, A. G.; Tian, R.; Gabbett, C.; Horvath, D.; Coleman, J. N. Effect of the Gate Volume on the Performance of Printed Nanosheet Network-Based Transistors. ACS Applied Electronic Materials 2020, 2 (7), 2164-2170.
(15) Lin, Z.; Liu, Y.; Halim, U.; Ding, M.; Liu, Y.; Wang, Y.; Jia, C.; Chen, P.; Duan, X.; Wang, C.; Song, F.; Li, M.; Wan, C.; Huang, Y.; Duan, X. Solution-processable 2D semiconductors for high-performance large-area electronics. Nature 2018, 562 (7726), 254-258.
(16) Neilson, J.; Avery, M. P.; Derby, B. Tiled Monolayer Films of 2D Molybdenum Disulfide Nanoflakes Assembled at Liquid/Liquid Interfaces. ACS Appl. Mater. Interfaces 2020, 12 (22), 25125-25134.
(17) Kim, J.; Jung, M.; Lim, D. U.; Rhee, D.; Jung, S. H.; Cho, H. K.; Kim, H. K.; Cho, J. H.; Kang, J. Area-Selective Chemical Doping on Solution-Processed MoS2 Thin-Film for Multi-Valued Logic Gates. Nano Lett. 2022, 22 (2), 570-577.
(18) Kim, J.; Rhee, D.; Song, O.; Kim, M.; Kwon, Y. H.; Lim, D. U.; Kim, I. S.; Mazanek, V.; Valdman, L.; Sofer, Z.; Cho, J. H.; Kang, J. All-Solution-Processed Van der Waals Heterostructures for WaferScale Electronics. Adv. Mater. 2022, 34 (12), No. 2106110.
(19) Kwack, Y.-J.; Can, T. T. T.; Choi, W.-S. Bottom-up water-based solution synthesis for a large MoS2 atomic layer for thin-film transistor applications. npj 2D Materials and Applications 2021, 5 (1), 84.
(20) Amani, M.; Lien, D.-H.; Kiriya, D.; Xiao, J.; Azcatl, A.; Noh, J.; Madhvapathy, S. R.; Addou, R.; Kc, S.; Dubey, M.; Cho, K.; Wallace, R. M.; Lee, S.-C.; He, J.-H.; Ager, J. W.; Zhang, X.; Yablonovitch, E.; Javey, A. Near-unity photoluminescence quantum yield in MoS2. Science 2015, 350 (6264), 1065-1068.
(21) Ippolito, S.; Kelly, A. G.; Furlan de Oliveira, R.; Stoeckel, M. A.; Iglesias, D.; Roy, A.; Downing, C.; Bian, Z.; Lombardi, L.; Samad, Y. A.; Nicolosi, V.; Ferrari, A. C.; Coleman, J. N.; Samori, P. Covalently interconnected transition metal dichalcogenide networks via defect engineering for high-performance electronic devices. Nat. Nanotechnol 2021, 16 (5), 592-598.
(22) Li, J.; Naiini, M. M.; Vaziri, S.; Lemme, M. C.; Östling, M. Inkjet Printing of MoS2. Adv. Funct. Mater. 2014, 24 (41), 65246531.
(23) Kalosi, A.; Demydenko, M.; Bodik, M.; Hagara, J.; Kotlar, M.; Kostiuk, D.; Halahovets, Y.; Vegso, K.; Roldan, A. M.; Maurya, G. S.; Angus, M.; Veis, P.; Jergel, M.; Majkova, E.; Siffalovic, P. Tailored

Langmuir-Schaefer Deposition of Few-Layer MoS2 Nanosheet Films for Electronic Applications. Langmuir 2019, 35 (30), 9802-9808.
(24) Er, E.; Hou, H.-L.; Criado, A.; Langer, J.; Möller, M.; Erk, N.; Liz-Marzán, L. M.; Prato, M. High-Yield Preparation of Exfoliated 1TMoS2 with SERS Activity. Chem. Mater. 2019, 31 (15), 5725-5734. (25) Han, A.; Zhou, X.; Wang, X.; Liu, S.; Xiong, Q.; Zhang, Q.; Gu, L.; Zhuang, Z.; Zhang, W.; Li, F.; Wang, D.; Li, L.-J.; Li, Y. One-step synthesis of single-site vanadium substitution in 1T-WS2 monolayers for enhanced hydrogen evolution catalysis. Nat. Commun. 2021, 12 (1), 709.
(26) Sokolikova, M. S.; Sherrell, P. C.; Palczynski, P.; Bemmer, V. L.; Mattevi, C. Direct solution-phase synthesis of 1T' WSe2 nanosheets. Nat. Commun. 2019, 10 (1), 712.
(27) Carey, T.; Cacovich, S.; Divitini, G.; Ren, J.; Mansouri, A.; Kim, J. M.; Wang, C.; Ducati, C.; Sordan, R.; Torrisi, F. Fully inkjet-printed two-dimensional material field-effect heterojunctions for wearable and textile electronics. Nat. Commun. 2017, 8 (1), 1202.
(28) Carey, T.; Alhourani, A.; Tian, R.; Seyedin, S.; Arbab, A.; Maughan, J.; Šiller, L.; Horvath, D.; Kelly, A.; Kaur, H.; Caffrey, E.; Kim, J. M.; Hagland, H. R.; Coleman, J. N. Cyclic production of biocompatible few-layer graphene ink with in-line shear-mixing for inkjet-printed electrodes and Li-ion energy storage. npj 2D Materials and Applications 2022, 6 (1), 3.
(29) Karagiannidis, P. G.; Hodge, S. A.; Lombardi, L.; Tomarchio, F.; Decorde, N.; Milana, S.; Goykhman, I.; Su, Y.; Mesite, S. V.; Johnstone, D. N.; Leary, R. K.; Midgley, P. A.; Pugno, N. M.; Torrisi, F.; Ferrari, A. C. Microfluidization of Graphite and Formulation of Graphene-Based Conductive Inks. ACS Nano 2017, 11 (3), 27422755.
(30) Backes, C.; Smith, R. J.; McEvoy, N.; Berner, N. C.; McCloskey, D.; Nerl, H. C.; O'Neill, A.; King, P. J.; Higgins, T.; Hanlon, D.; Scheuschner, N.; Maultzsch, J.; Houben, L.; Duesberg, G. S.; Donegan, J. F.; Nicolosi, V.; Coleman, J. N. Edge and confinement effects allow in situ measurement of size and thickness of liquidexfoliated nanosheets. Nat. Commun. 2014, 5 (1), 4576.
(31) Backes, C.; Szydlowska, B. M.; Harvey, A.; Yuan, S.; VegaMayoral, V.; Davies, B. R.; Zhao, P. L.; Hanlon, D.; Santos, E. J.; Katsnelson, M. I.; Blau, W. J.; Gadermaier, C.; Coleman, J. N. Production of Highly Monolayer Enriched Dispersions of LiquidExfoliated Nanosheets by Liquid Cascade Centrifugation. ACS Nano 2016, 10 (1), 1589-601.
(32) Wilson, J. A.; Yoffe, A. D. The transition metal dichalcogenides discussion and interpretation of the observed optical, electrical and structural properties. Adv. Phys. 1969, 18 (73), 193-335.
(33) Zhao, W.; Ghorannevis, Z.; Chu, L.; Toh, M.; Kloc, C.; Tan, P. H.; Eda, G. Evolution of electronic structure in atomically thin sheets of WS2 and WSe2. ACS Nano 2013, 7 (1), 791-7.
(34) Synnatschke, K.; Cieslik, P. A.; Harvey, A.; Castellanos-Gomez, A.; Tian, T.; Shih, C. J.; Chernikov, A.; Santos, E. J. G.; Coleman, J. N.; Backes, C. Length- and Thickness-Dependent Optical Response of Liquid-Exfoliated Transition Metal Dichalcogenides. Chem. Mater. 2019, 31 (24), 10049-10062.
(35) Kelly, A. G.; O’Reilly, J.; Gabbett, C.; O'Suilleabhain, D.; Khan, U.; Maughan, J.; Carey, T.; Sheil, S.; Stamenov, P.; Coleman, J. N. Highly Conductive Networks of Silver Nanosheets. Small 2022, 18 (14), 2105996.
(36) Rivnay, J.; Inal, S.; Salleo, A.; Owens, R. M.; Berggren, M.; Malliaras, G. G. Organic electrochemical transistors. Nature Reviews Materials 2018, 3 (2), 17086.
(37) Xi, Y.; Serna, M. I.; Cheng, L.; Gao, Y.; Baniasadi, M.; Rodriguez-Davila, R.; Kim, J.; Quevedo-Lopez, M. A.; MinaryJolandan, M. Fabrication of MoS2 thin film transistors via selectivearea solution deposition methods. Journal of Materials Chemistry C 2015, 3 (16), 3842-3847.
(38) Okamoto, T.; Kumagai, S.; Fukuzaki, E.; Ishii, H.; Watanabe, G.; Niitsu, N.; Annaka, T.; Yamagishi, M.; Tani, Y.; Sugiura, H.; Watanabe, T.; Watanabe, S.; Takeya, J. Robust, high-performance ntype organic semiconductors. Science Advances 2020, 6 (18), No. eaaz0632.
(39) Okamoto, T.; Mitsui, C.; Yamagishi, M.; Nakahara, K.; Soeda, J.; Hirose, Y.; Miwa, K.; Sato, H.; Yamano, A.; Matsushita, T.; Uemura, T.; Takeya, J. V-Shaped Organic Semiconductors With Solution Processability, High Mobility, and High Thermal Durability. Adv. Mater. 2013, 25 (44), 6392-6397.
(40) Wang, H.; Cheng, C.; Zhang, L.; Liu, H.; Zhao, Y.; Guo, Y.; Hu, W.; Yu, G.; Liu, Y. Inkjet Printing Short-Channel Polymer Transistors with High-Performance and Ultrahigh Photoresponsivity. Adv. Mater. 2014, 26 (27), 4683-4689.
(41) Ha, M.; Xia, Y.; Green, A. A.; Zhang, W.; Renn, M. J.; Kim, C. H.; Hersam, M. C.; Frisbie, C. D. Printed, sub-3V digital circuits on plastic from aqueous carbon nanotube inks. ACS Nano 2010, 4 (8), 4388-4395.
(42) Lau, P. H.; Takei, K.; Wang, C.; Ju, Y.; Kim, J.; Yu, Z.; Takahashi, T.; Cho, G.; Javey, A. Fully printed, high performance carbon nanotube thin-film transistors on flexible substrates. Nano Lett. 2013, 13 (8), 3864-3869.
(43) Cao, X.; Lau, C.; Liu, Y.; Wu, F.; Gui, H.; Liu, Q.; Ma, Y.; Wan, H.; Amer, M. R.; Zhou, C. Fully Screen-Printed, Large-Area, and Flexible Active-Matrix Electrochromic Displays Using Carbon Nanotube Thin-Film Transistors. ACS Nano 2016, 10 (11), 9816-9822.
(44) Martins, R.; Nathan, A.; Barros, R.; Pereira, L.; Barquinha, P.; Correia, N.; Costa, R.; Ahnood, A.; Ferreira, I.; Fortunato, E. Complementary Metal Oxide Semiconductor Technology With and On Paper. Adv. Mater. 2011, 23 (39), 4491-4496.
(45) Wang, B.; Thukral, A.; Xie, Z.; Liu, L.; Zhang, X.; Huang, W.; Yu, X.; Yu, C.; Marks, T. J.; Facchetti, A. Flexible and stretchable metal oxide nanofiber networks for multimodal and monolithically integrated wearable electronics. Nat. Commun. 2020, 11 (1), 2405.
(46) Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. Nature 2004, 432 (7016), 488-492.
(47) Anthony, J. E.; Facchetti, A.; Heeney, M.; Marder, S. R.; Zhan, X. n-Type organic semiconductors in organic electronics. Adv. Mater. 2010, 22 (34), 3876-92.
(48) Zheng, Y. J.; Chen, Y.; Huang, Y. L.; Gogoi, P. K.; Li, M. Y.; Li, L. J.; Trevisanutto, P. E.; Wang, Q.; Pennycook, S. J.; Wee, A. T. S.; Quek, S. Y. Point Defects and Localized Excitons in 2D WSe2. ACS Nano 2019, 13 (5), 6050-6059.
(49) Yeom, M. J.; Yang, J. Y.; Lee, C. H.; Heo, J.; Chung, R. B. K.; Yoo, G. Low Subthreshold Slope AlGaN/GaN MOS-HEMT with Spike-Annealed HfO2 Gate Dielectric. Micromachines (Basel) 2021, 12 (12), 1441.
(50) Sebastian, A.; Pendurthi, R.; Choudhury, T. H.; Redwing, J. M.; Das, S. Benchmarking monolayer MoS2 and WS2 field-effect transistors. Nat. Commun. 2021, 12 (1), 693.
(51) Fujisawa, K.; Carvalho, B. R.; Zhang, T.; Perea-Lopez, N.; Lin, Z.; Carozo, V.; Ramos, S.; Kahn, E.; Bolotsky, A.; Liu, H.; Elias, A. L.; Terrones, M. Quantification and Healing of Defects in Atomically Thin Molybdenum Disulfide: Beyond the Controlled Creation of Atomic Defects. ACS Nano 2021, 15 (6), 9658-9669.
(52) Wells, R. A.; Zhang, M.; Chen, T. H.; Boureau, V.; Caretti, M.; Liu, Y.; Yum, J. H.; Johnson, H.; Kinge, S.; Radenovic, A.; Sivula, K. High Performance Semiconducting Nanosheets via a Scalable Powder-Based Electrochemical Exfoliation Technique. ACS Nano 2022, 16 (4), 5719-5730.
(53) Wu, S.; Zeng, Y.; Zeng, X.; Wang, S.; Hu, Y.; Wang, W.; Yin, S.; Zhou, G.; Jin, W.; Ren, T.; Guo, Z.; Lu, J. High-performance p-type MoS2 field-effect transistor by toroidal-magnetic-field controlled oxygen plasma doping. $2 D$ Materials 2019, 6, 025007.
(54) Zhang, Y.; Ye, J.; Matsuhashi, Y.; Iwasa, Y. Ambipolar MoS2 thin flake transistors. Nano Lett. 2012, 12 (3), 1136-40.
(55) Arganda-Carreras, I.; Kaynig, V.; Rueden, C.; Eliceiri, K. W.; Schindelin, J.; Cardona, A.; Sebastian Seung, H. Trainable Weka Segmentation: a machine learning tool for microscopy pixel classification. Bioinformatics 2017, 33 (15), 2424-2426.

## D Recommended by ACS

Multilayer In-Plane Heterostructures Based on Transition Metal Dichalcogenides for Advanced Electronics

Hiroto Ogura, Yasumitsu Miyata, et al.
FEBRUARY 27, 2023
ACS NANO READ ['
Reconfigurable Low-Voltage Hexagonal Boron Nitride Nonvolatile Switches for Millimeter-Wave Wireless Communications

Sung Jin Yang, Deji Akinwande, et al.
JANUARY 20, 2023
NANO LETTERS
READ [J
Electron-Beam- and Thermal-Annealing-Induced Structural Transformations in Few-Layer MnPS 3

Alexander Storm, Ute Kaiser, et al.
FEBRUARY 20, 2023
ACS NANO READ ©

Edge and Interface Resistances Create Distinct Trade-Offs When Optimizing the Microstructure of Printed van der Waals Thin-Film Transistors

Zhehao Zhu, Lincoln J. Lauhon, et al.
DECEMBER 27, 2022
ACS NANO READ [a

Get More Suggestions >


[^0]:    Received: November 13, 2022
    Accepted: January 26, 2023
    Published: January 31, 2023

